Skip to content
View ultraembedded's full-sized avatar
  • UK

Block or report ultraembedded

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. biriscv biriscv Public

    32-bit Superscalar RISC-V CPU

    Verilog 840 146

  2. riscv riscv Public

    RISC-V CPU Core (RV32IM)

    Verilog 1.2k 225

  3. cores cores Public

    Various HDL (Verilog) IP Cores

    Verilog 684 207

  4. riscv_soc riscv_soc Public

    Basic RISC-V Test SoC

    Verilog 102 27

  5. FPGAmp FPGAmp Public

    720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)

    C 260 43

  6. exactstep exactstep Public

    Instruction set simulator for RISC-V, MIPS and ARM-v6m

    C++ 86 17